Marvell Launches Next-generation CXL Switch, Enabling Memory Pooling to Break Through the AI “Memory Wall”

Marvell Structera S Pooling Capability Offers Higher Memory Utilization, Improved Data Flow Efficiency and AI Application Performance, and Greater Infrastructure Flexibility

LOS ANGELES, Calif. – March 17, 2026 – OFC 2026 – Marvell Technology, Inc. (NASDAQ: MRVL), Marvell Technology, Inc. (NASDAQ: MRVL), a leader in data infrastructure semiconductor solutions, today announced Marvell® Structera™ S 30260―a new 260-lane CXL switch device that enables rack-level memory pooling. Working in concert with Marvell Structera A near-memory accelerators, Structera X memory-expansion controllers and Alaska® P PCIe/CXL retimers, the new switch allows data center operators to further increase memory bandwidth and capacity by providing access to disaggregated memory resources outside the server.

CXL switching has long supported traditional CPU computing architectures and has also now become essential for accelerated AI data center infrastructure. As AI clusters expand dramatically in scale and complexity, memory capacity has hit a wall, becoming a primary constraint on the performance and efficiency of these systems. Exploding large language model (LLM) sizes, expanding context windows and growing key-value cache requirements are driving unprecedented memory demands. Traditional approaches are becoming increasingly inefficient and costly, and they cannot support the massive capacity required by these larger and more complex AI workloads.

Leveraging industry-leading switch solutions through the recent acquisition of XConn Technologies, the Structera S CXL switch device enables true memory pooling across the rack, allowing hyperscalers and data center operators to dynamically expand and allocate memory resources across CPUs, GPUs, XPUs and other accelerators without replacing existing platforms or relying solely on HBM stacking. It enables a large scalable, composable resource that can deliver higher memory utilization, improved data flow efficiency and AI application performance, greater infrastructure design flexibility and scalability, and reduced overall total cost of ownership.

“Breaking through the AI memory wall requires a fundamental architectural change,” said Rishi Chugh, vice president and general manager, Data Center Switch Business Unit at Marvell. “The Structera S CXL switch is the first true CXL switching solution purpose-built for AI. By enabling composable memory across the fabric, we are fundamentally reshaping and improving memory pooling efficiency as AI infrastructure scales.”

“KV‑cache is driving an exploding demand for memory capacity to support LLM inference,” said Gerry Fan, senior vice president, engineering, Scale-up Switching at Marvell. “The CXL switch offers an ideal solution by providing a near‑local, shared memory pool with sub‑microsecond access, which eliminates multi-hop data movement and unlocks higher throughput, longer context and improved GPU utilization.”

“Limited availability of DRAM in the market and runaway pricing, compounded with broader macroeconomic and supply chain issues, are upending the plans of data center operators as they rush to scale infrastructure to support rapidly expanding AI workflows,” said James Sanders, senior analyst at TechInsights. “Industry adoption of CXL 3.0-compliant technologies, including the Structera S CXL switch, can help alleviate these issues, giving operators the flexibility to scale infrastructure as needed to meet future AI infrastructure demand.”

Industry’s First Comprehensive CXL Portfolio

With CXL 3.0 support and aggregate bandwidth up to 4TB/s, the Structera S CXL switch bolsters the existing Marvell CXL product family, which includes Marvell Structera A CXL near-memory accelerators and Structera X CXL memory-expansion controllers. It also includes Marvell Alaska P PCIe/CXL retimers and copper and optical cable solutions from Marvell ecosystem partners. The PCIe/CXL cable solutions scale connections between GPUs, CPUs, XPUs, CXL memory, SSDs, and other PCIe components, enabling low-power, high-speed and low-latency connectivity that scales within servers and clusters to power accelerated AI data center infrastructure.

The addition of XConn Technologies CXL switches to the existing Marvell CXL portfolio creates a complete end-to-end CXL fabric architecture spanning expansion, acceleration and pooling, supporting both traditional compute and next-generation scale-up AI environments.

上市日期

The Marvell Structera S 30260 CXL switch is expected to begin sampling to customers in calendar Q3 2026. The Structera S 20256 CXL 2.0 switch is currently in production.

Marvell will showcase its end-to-end connectivity portfolio at OFC 2026, March 17–19, at the Los Angeles Convention Center in Los Angeles, California. Visit the Marvell booth #1600 to learn how the company is enabling the next generation of data center and AI infrastructure.

关于 Marvell

为了通过数据基础设施技术实现全球互联的愿景，我们正在构建非常强大的基础解决方案： 我们与客户携手。 30 年来，Marvell 深受世界位居前列的技术公司的信赖，以客户当前需求和未来理想为设计路线，运用专业半导体解决方案实现对全球数据的移动、存储、处理与保护。 通过深度协作、践行透明化的沟通方式，我们致力于促进未来企业、云和运营商架构的不断转型与完善。

###

Marvell 和 M 徽标是Marvell或其附属公司的商标。 请访问 www.marvell.com 网站获取Marvell商标的完整列表。 其他名称与品牌可能是其他方财产。

本新闻稿包含联邦证券法界定的前瞻性声明，该等声明涉及风险和不确定性。 前瞻性声明包括但不限于任何可能预测、预估、间接提及或暗示未来事件、结果或成就的声明。 实际事件、结果或成就可能与本新闻稿的预期存在重大差异。 前瞻性声明仅为预测，且受难以预测的风险、不确定性和假设的影响，这些风险、不确定性和假设包括 Marvell 的 10-K 年度报表中的“风险因素”部分、10-Q 季度报表以及 Marvell 不时向美国证券交易委员会 (Securities and Exchange Commission, SEC) 提交的其他文件中提及的内容。前瞻性声明仅在发表当日有效。 谨提醒读者不要过分依赖前瞻性声明，无论是由于新信息、未来事件还是其他原因，任何人都没有义务更新或修改任何此类前瞻性声明。

媒体联系方式：
George Millington
pr@marvell.com