Marvell Demonstrates Industry’s Leading 2nm Silicon for Accelerated Infrastructure
- The Marvell® 2nm platform will enable hyperscalers to dramatically boost the performance and efficiency of their infrastructure to meet the performance and efficiency demands of the AI era.
- Built on TSMC’s 2nm process, the silicon is a critical part of the Marvell platform for developing next-generation custom AI accelerators, CPUs, and networking.
- The silicon IP includes high-speed 3D I/O for vertically stacking die inside chiplets.
SANTA CLARA, Calif. –March 3, 2025 – Marvell Technology, Inc. (NASDAQ: MRVL), a leader in data infrastructure semiconductor solutions, has demonstrated its first 2nm silicon IP for next-generation AI and cloud infrastructure. Produced on TSMC’s 2nm process, the working silicon is part of the Marvell platform for developing custom XPUs, switches and other technology to help cloud service providers elevate the performance, efficiency, and economic potential of their worldwide operations.
Given a projected 45% TAM growth annually, custom silicon is expected to account for approximately 25% of the market for accelerated compute by 20281.
A Building Block Approach
The Marvell platform strategy centers around developing a comprehensive portfolio of semiconductor IP—including electrical and optical serializer/deserializers (SerDes), die-to-die interconnects for 2D and 3D devices, advanced packaging technologies, silicon photonics, custom high-bandwidth memory (HBM) compute architecture, on-chip static random-access memory (SRAM), system-on-chip (SoC) fabrics, and compute fabric interfaces such as PCIe Gen 7—that serve as building blocks for developing custom AI accelerators, CPUs, optical DSPs, high-performance switches and other technologies.
Advanced Technology Leadership
Starting with the launch of the industry’s leading 5nm data infrastructure silicon platform in 2020, Marvell has been at the forefront of developing products produced on advanced technology nodes to market. Marvell announced the industry’s leading 3nm platform in 2022, with first silicon produced in 2023 and multiple industry standard and custom silicon products now shipping and in development.
“The platform approach enables us to accelerate the development of market-leading high-speed SerDes and other critical technologies on the latest process manufacturing nodes, which in turn enables Marvell and its customers to accelerate the development of XPUs and other accelerated infrastructure technologies,” said Sandeep Bharathi, chief development officer at Marvell. “Our longstanding collaboration with TSMC plays a pivotal role in helping Marvell develop complex silicon solutions with industry-leading performance, transistor density and efficiency.”
New on the Marvell 2nm Platform
Additionally, Marvell delivered a 3D simultaneous bi-directional I/O operating at speeds up to 6.4 Gbits/second for connecting vertically stacked die inside of chiplets. Today, the I/O pathways connecting stacks of die are typically unidirectional. Shifting to a bi-directional I/O gives designers the ability to increase bandwidth by up to two times and/or reduce the number of connections by 50%.
3D simultaneous bi-directional I/O will also give chip designers greater flexibility in design. Today’s most advanced chips exceed the size of the reticle, or photomask, for outlining transistor patterns onto silicon. To increase transistor count, an estimated 30% of all advanced node processors are expected to be based around chiplet designs, where multiple chips are combined into the same package2. With 3D simultaneous bi-directional I/O, designers will be able to combine more die into increasingly taller stacks for 2.5D, 3D and 3.5D devices that provide more capabilities than a traditional monolithic silicon device while still functioning like a single device.
“TSMC is pleased to collaborate with Marvell on the development of its 2nm platform and the delivery of its first silicon,” said Dr. Kevin Zhang, senior vice president of business development and global sales, and deputy co-chief operating officer at TSMC. “We look forward to our continued collaboration with Marvell to utilize TSMC’s best-in-class silicon technology process and packaging technologies to advance accelerated infrastructure for the AI era.”
关于 Marvell
为了通过数据基础设施技术实现全球互联的愿景，我们正在构建非常强大的基础解决方案： 我们与客户携手。 二十五年来，Marvell 深受世界位居前列的技术公司的信赖，以客户当前需求和未来理想为设计路线，运用专业半导体解决方案实现对全球数据的移动、存储、处理与保护。 通过深度协作、践行透明化的沟通方式，我们致力于促进未来企业、云、汽车和运营商架构的不断转型与完善。
# # #
Marvell 和 M 徽标是 Marvell 或其附属公司的商标。请访问 www.marvell.com 网站获取 Marvell 商标的完整列表。其他名称与品牌可能是其他方财产。
本新闻稿包含联邦证券法界定的前瞻性声明，该等声明涉及风险和不确定性。 前瞻性声明包括但不限于任何可能预测、预估、间接提及或暗示未来事件、结果或成就的声明。 实际事件、结果或成就可能与本新闻稿的预期存在重大差异。 前瞻性声明仅为预测，且受难以预测的风险、不确定性和假设的影响，这些风险、不确定性和假设包括 Marvell 的 10-K 年度报表中的“风险因素”部分、10-Q 季度报表以及 Marvell 不时向美国证券交易委员会 (Securities and Exchange Commission, SEC) 提交的其他文件中提及的内容。前瞻性声明仅在发表当日有效。 谨提醒读者不要过分依赖前瞻性声明，无论是由于新信息、未来事件还是其他原因，任何人都没有义务更新或修改任何此类前瞻性声明。
2. Semiconductor Digest and Gartner, December 2024.
欲了解更多详情，请联系：
pr@marvell.com
