- PRODUCTS
- COMPANY
- SUPPORT
- PRODUCTS
- BY TYPE
- BY MARKET
Compute
Networking
- Automotive
- Coherent DSP
- Data Center Switches
- DCI Optical Modules
- Enterprise Switches
- Ethernet Controllers
- Ethernet PHYs
- Linear Driver
- PAM DSP
- PCIe Retimers
- Transimpedance Amplifiers
Storage
Custom
- COMPANY
Our Company
Media
Contact
- SUPPORT
BY TYPE
Compute
Networking
Custom
BY MARKET
Marvell Presents at DAC 2023
The Design Automation Conference (DAC), now in its 60th year, is the premier event devoted to the design and design automation of electronic chips to systems. The conference offers training, education, exhibits and networking opportunities for designers, researchers, tool developers and vendors.
July 9-13, 2023
Moscone West, San Francisco, Calif.
Presentation
A Leap Forward in Architectural Formal Convergence Using Automated Case Splitting
Marvell Presenter: Shahid Ikram with Erik Seligman, Cadence Design Systems, Inc.
Date: Monday, July 10th, 10:45am - 11:00am PDT
DAC Pavilion Panel
Design Considerations and Tradeoffs for 2.5D Chiplet Solutions
Marvell Panelist: Mark Kuemerle
Date: Tuesday, July 11th, 2:00pm - 2:45pm PDT
Session
Why the Delay? Enabling Time
Session Chair: Patricia Fong, Marvell
Date: Tuesday, July 11th, 3:30pm - 5:00pm PDT
Engineering Track Poster Session
Packet Processing Scaling: A Flexible Scalable Approach
Marvell Author: Pushkar Upadhye
Date: Tuesday, July 11th, 5:00pm - 6:00pm PDT
Session
Hardware and Software Technologies Continue to Advance, in Close Collaboration
Moderator: Bertram Bradley, Marvell
Date: Wednesday, July 12th, 10:30am - 12:00pm PDT
Presentation
Physical Implementation and Analysis of Functional Safety Features (FuSa) in Automotive Chips
Marvell Authors: Shashikiran Srinivasa, Badri Ramasubramanian, Pavan Kudumula, Atul Bhattarai
Date: Wednesday, July 12th, 4:30pm - 4:45pm PDT
Engineering Track Poster Reception
Wednesday, July 12th, 5:00-6:00pm PDT
Advanced Node PPA and Design Optimization Using Cerebrus ML Flow
Marvell Authors: Rahul Mandal, Balamurugan Sekar, Kiran Kumar, Samuel Di Pietro
Challenges and Custom Methodology Involved in Successful Physical Implementation of C-Shaped / Wrapped DDRPHY IP Solution
Marvell Authors: Sachin Revannavar, Saiprasad Gollapinni, Pushpanjali Pinnu, Roshan Kumar, Gangadhar Naik, Greg Ford
Electrical Analysis Using Hierarchical Approach on Ultra Large Designs
Marvell Authors: Sainarayanan Karatholuvu Suryanarayanan, Rakesh Thadimarri Reddy
Copyright © 2024 Marvell, All rights reserved.
- Terms of Use
- Privacy Policy
- Contact